当前位置：首页 > article >正文

基于FPGA的电子万年历系统开发,包含各模块testbench

article 2025/9/11 0:26:31

1.课题概述

2.系统仿真结果

3.核心程序与模型

4.系统原理简介

5.完整工程文件

1.课题概述

基于FPGA的电子万年历系统开发,包含各模块testbench。主要包含以下核心模块：

时钟控制模块：提供系统基准时钟和计时功能。

日历计算模块：处理年月日的计算和闰年判断。

秒表模块：实现精确到 0.01 秒的计时功能。

2.系统仿真结果

FPGA仿真测试

当输入的i_run信号为1的时候，秒表开始运行，从上面我们可以看到最高位Num6的计数结果，其余几位由于速度很快，所以被缩小了，看不清楚，当i_set为1的时候，秒表暂停。

这个模块主要是一个以秒为计数单位的计数器，秒计数满60，分累加1，分计数满60的时候，小时累加1，小时计数满24的时候，产生一个时钟信号，用来确定日期加1。

这个模块主要是一个计数器，当计数器计数到24小时的时候，年月日模块计数器会自动加1，表示日期往前累积1日。

这里我们分两个小模块来设计，一个是日月模块，一个是年模块，当计数器计数到12月31日的时候，那么年模块则进一。即年份增加一。

3.核心程序与模型

版本：vivado2022.2

`timescale 1ns / 1ps
//
// Company: 
// Engineer: 
// 
// Create Date:    14:45:46 04/09/2014 
// Design Name: 
// Module Name:    tops 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//
module tops(i_clk,i_rst,i_Function_Controller,i_sel,i_set,i_run,o_Num1,o_Num2,o_Num3,o_Num4,o_Num5,o_Num6,o_Num7,o_Num8);input      i_clk;
input      i_rst;
input[1:0] i_Function_Controller;
input      i_sel;
input      i_set;
input      i_run;
output[3:0]o_Num1;
output[3:0]o_Num2;
output[3:0]o_Num3;
output[3:0]o_Num4;	
output[3:0]o_Num5;
output[3:0]o_Num6;
output[3:0]o_Num7;
output[3:0]o_Num8;	wire Clock_mb;
wire Clock;clock_div clock_div_u(.i_clk    (i_clk), .i_rst    (i_rst), .i_sel    (1'b0), .o_clock1 (Clock_mb), .o_clock2 (Clock));//======================================================================
wire CLK_Year;
wire[3:0]ym_Num1;
wire[3:0]ym_Num2;
wire[3:0]ym_Num3;
wire[3:0]ym_Num4;	
wire[3:0]ym_Num5;
wire[3:0]ym_Num6;
wire[3:0]ym_Num7;
wire[3:0]ym_Num8;
year_month year_month_u(.i_clk  (CLK_Year), .i_rst  (i_rst), .i_sel  (i_sel), .i_set  (i_set), .o_Num1 (ym_Num1), .o_Num2 (ym_Num2), .o_Num3 (ym_Num3), .o_Num4 (ym_Num4), .o_Num5 (ym_Num5), .o_Num6 (ym_Num6), .o_Num7 (ym_Num7), .o_Num8 (ym_Num8));//======================================================================
wire[3:0]tm_Num1;
wire[3:0]tm_Num2;
wire[3:0]tm_Num3;
wire[3:0]tm_Num4;	
wire[3:0]tm_Num5;
wire[3:0]tm_Num6;
wire[3:0]tm_Num7;
wire[3:0]tm_Num8;
times times_u(.i_clk      (Clock), .i_rst      (i_rst), .i_run      (i_run), .i_sel      (i_sel), .i_set      (i_set), .o_Num1     (tm_Num1), .o_Num2     (tm_Num2), .o_Num3     (tm_Num3), .o_Num4     (tm_Num4), .o_Num5     (tm_Num5), .o_Num6     (tm_Num6), .o_CLK_Year (CLK_Year), .CNT        ());assign tm_Num7 = 4'd0;
assign tm_Num8 = 4'd0;//======================================================================
wire[3:0]mb_Num1;
wire[3:0]mb_Num2;
wire[3:0]mb_Num3;
wire[3:0]mb_Num4;	
wire[3:0]mb_Num5;
wire[3:0]mb_Num6;
wire[3:0]mb_Num7;
wire[3:0]mb_Num8;
miaobiao miaobiao_u(.i_clk   (Clock_mb), .i_rst   (i_rst), .i_run   (i_run), .i_pause (i_set), .i_clear (i_sel), .o_Num1  (mb_Num1), .o_Num2  (mb_Num2), .o_Num3  (mb_Num3), .o_Num4  (mb_Num4), .o_Num5  (mb_Num5), .o_Num6  (mb_Num6));
assign mb_Num7 = 4'd0;
assign mb_Num8 = 4'd0;//=====================================================================
reg[3:0]o_Num1;
reg[3:0]o_Num2;
reg[3:0]o_Num3;
reg[3:0]o_Num4;	
reg[3:0]o_Num5;
reg[3:0]o_Num6;
reg[3:0]o_Num7;
reg[3:0]o_Num8;	
always @(posedge i_clk or posedge i_rst)
beginif(i_rst)begino_Num1 <= 4'd0;o_Num2 <= 4'd0;o_Num3 <= 4'd0;o_Num4 <= 4'd0;o_Num5 <= 4'd0;o_Num6 <= 4'd0;o_Num7 <= 4'd0;o_Num8 <= 4'd0;end
else beginif(i_Function_Controller == 2'b00)begino_Num1 <= ym_Num1;o_Num2 <= ym_Num2;o_Num3 <= ym_Num3;o_Num4 <= ym_Num4;o_Num5 <= ym_Num5;o_Num6 <= ym_Num6;o_Num7 <= ym_Num7;o_Num8 <= ym_Num8;endif(i_Function_Controller == 2'b01)begino_Num1 <= tm_Num1;o_Num2 <= tm_Num2;o_Num3 <= tm_Num3;o_Num4 <= tm_Num4;o_Num5 <= tm_Num5;o_Num6 <= tm_Num6;o_Num7 <= tm_Num7;o_Num8 <= tm_Num8;			 endif(i_Function_Controller == 2'b11)begino_Num1 <= mb_Num1;o_Num2 <= mb_Num2;o_Num3 <= mb_Num3;o_Num4 <= mb_Num4;o_Num5 <= mb_Num5;o_Num6 <= mb_Num6;o_Num7 <= mb_Num7;o_Num8 <= mb_Num8;				 end				 end
endendmodule
00X6_004m